GSM Service manuals, schematics, documentation, programs, datasheets, electronics
Electronisc World Hot News
CPLD connects two instruments with half - duty - cycle generator
A clocking circuit programmed into a CPLD generates a synchronizing pulse for a slower instrument at half the duty cycle of a faster instrument. Details...
4G wireless: evolution or watershed in SOC architectures?
The next step in wireless technology could prove the tipping point for multicore embedded processing. Details...
Circuit limits dV/dt and capacitor inrush at regulator turn - on
Adding a simple circuit to the adjust pin of a regulator controls the dV/dt of the output voltage, limiting inrush current. Details...
Generate page: 0.160 sec
Copyright © DDR'Service, 2007-2018