 |
 |
nmc93c46.pdf Memory spi - Service manuals, schematics, documentation, programs, datasheets, electronics |
| Catalog | Search | News | Links | Login | Language: |
|
| » Home / Memory / spi |
PHY IP handles 5Gbit/s PCIe 2.0 PHY IP
Synopsys has rolled the DesignWare PHY IP for PCIe 2.0 (Gen II), based on the PCIe 2.0 base specification. Details... more »
Synopsys has rolled the DesignWare PHY IP for PCIe 2.0 (Gen II), based on the PCIe 2.0 base specification. Details... more »
Dual - channel 10 - GbE transceiver exceeds 10GBASE - KR specs
Broadcom announced a low-power 10 Gigabit Ethernet (10GbE) PHY in support of the IEEE 10GB 5b4 ASE-KR standard for running 10-Gbit/s serial data over backplane systems. Details... more »
Broadcom announced a low-power 10 Gigabit Ethernet (10GbE) PHY in support of the IEEE 10GB 5b4 ASE-KR standard for running 10-Gbit/s serial data over backplane systems. Details... more »
Passive switches handle DisplayPort and PCIe 2.0 data rates
Maxim 5b4 Integrated Products has released the ultra-high-speed MAX4928A and MAX4928B passive switches for routing DisplayPort and PCI Express (PCIe) signals. Details... more »
Maxim 5b4 Integrated Products has released the ultra-high-speed MAX4928A and MAX4928B passive switches for routing DisplayPort and PCI Express (PCIe) signals. Details... more »